·1 We claim: 2 3 1) A signal processing system for a wireless 4 5 communications system, said signal processing system 6 comprising: 7 a baseband receiver having one or more control inputs and a status output; 8 a transmit modulator having a quadrature input, one or 9 more control inputs, and a status output; 10 a baseband receive processor having one or more control 11 12 outputs; a baseband transmit processor having a quadrature 13 output, a control output, and a transmit enable output; 14 a first multiplexer having an output, said output 15 16 selecting either: one of said baseband receive processor control outputs 17 or one of said baseband transmit processor quadrature 18 outputs , said first multiplexer making a selection based on 19 20 said transmit enable, said first multiplexer output coupled to a first digital to analog converter (DAC), said first DAC 21 output coupled to one of said transmit modulator quadrature 22

23

24

inputs;

inputs and also to one of said baseband receiver control

1 a second multiplexer having an output, said output selecting either: 2 3 other said baseband receive processor control output or the other of said baseband transmit processor quadrature 4 output, said second multiplexer making a selection based on 5 said transmit enable, said second multiplexer output coupled 6 to a second digital to analog converter (DAC), and 7 delivering said second DAC output to the other of said 8 transmit modulator quadrature inputs and also to the other 9 of said baseband receiver control inputs; 10 11 a third multiplexer having an output, said output selecting either said baseband receiver status signal or 12 said transmit modulator status signal, said third 13 multiplexer output making a selection based on said transmit 14 enable, said third multiplexer output coupled to a first 15 analog to digital converter, the output of said analog to 16 digital converter coupled to said baseband receive processor 17 status signal and also to said baseband transmit processor 18 19 status signal. 2) The signal processing system of claim 1 where said

20

21 22

first multiplexer couples one of said baseband receive

23 processor control signals to said first DAC when said

transmit enable is not active. 24

25

1	3) The signal processing system of claim 2 where said
2	baseband receive processor control signal is a gain control
3	signal.
4	
5	4) The signal processing system of claim 1 where said
6	first multiplexer couples one of said baseband transmit
7	processor quadrature signals to said first DAC when said
8	transmit enable is active.
9	
10	5) The signal processing system of claim 1 where said
11	second multiplexer couples one of said baseband receive
12	processor control signals to said second DAC when said
13	transmit enable is not active.
14	
15	6) The signal processing system of claim 5 where said
16	baseband receive processor control signal is a gain control
17	signal.
18	
19	7) The signal processing system of claim 1 where said
20	second multiplexer couples one of said baseband transmit
21	processor quadrature signals to said second DAC when said
22	transmit enable is active.

23

1 8) The signal processing system of claim 1 where said third multiplexer couples said baseband receiver status 2 signal to said ADC when said transmit enable is not active. 3 4 5 9) The signal processing system of claim 8 where said baseband receiver status signal is receive signal strength 6 indication. 7 8 10) The signal processing system of claim 1 where said 9 third multiplexer couples said transmit modulator status 10 signal to said third ADC when said transmit signal is 11 12 active. 13 14 11) The signal processing system of claim 10 where said $^{\circ}$ transmit modulator status signal is a transmit power 15 16 strength. . 17 12) The signal processing system of claim 1 where at 18 least one of said baseband receive processor or said 19 baseband transmit processor is a digital circuit. 20 21 22 13) The signal processing system of claim 12 where said digital circuit is an integrated circuit. 23 24

1 14) The signal processing system of claim 12 where said 2 digital circuit is a field programmable gate array (FPGA).

`3

- 4 15) A signal processing system for a wireless
- 5 communications system, said signal processing system
- 6 comprising:
- a baseband receiver having one or more control inputs
- 8 and a status output;
- 9 a transmit modulator having a quadrature input, one or
- 10 more control inputs, and a status output;
- a baseband receive processor having one or more control
- 12 outputs;
- a baseband transmit processor having a quadrature
- 14 output, a control output, and a transmit enable output;
- a first multiplexer having an output, said output
- 16 selecting one of:
- said baseband receive processor control output or one
- 18 of said baseband transmit processor quadrature outputs, said
- 19 first multiplexer making a selection based on said transmit
- 20 enable, said first multiplexer output coupled to a first
- 21 digital to analog converter (DAC), said first DAC output
- 22 coupled to one of said transmit modulator quadrature inputs
- 23 and also to one of said baseband receiver control inputs;
- 24 a second multiplexer having an output, said output
- 25 selecting either:

other said baseband receive processor control output or 1 the other of said baseband transmit processor quadrature 2 outputs, said second multiplexer making a selection based on 3 said transmit enable, said second multiplexer output coupled to a second digital to analog converter (DAC), and 5 delivering said second DAC output to the other of said 6 transmit modulator quadrature inputs and also to the other 7 of said baseband receiver control inputs. 8 9 16) The signal processing system of claim 15 where said 10 first multiplexer couples one of said baseband receive 11 processor control signals to said first DAC when said 12 transmit enable is not active. 13 14 15 17) The signal processing system of claim 16 where said baseband receive processor control signal is a gain control 16 17 signal. 18 18) The signal processing system of claim 15 where said 19 first multiplexer couples one of said baseband transmit 20 processor quadrature signals to said first DAC when said 21 transmit enable is active. 22 23 24 19) The signal processing system of claim 15 where said second multiplexer couples one of said baseband receive 25

Patent Application for Multiplexed Wireless Receiver and Transmitter by Venkatesh File:red_int_analog_fe_patent_r3 Last printed 3/18/2004 8:04 PM12/19/2003 6:44 PM

- 22 -

2 transmit enable is not active. 3 20) The signal processing system of claim 19 where said 4 5 baseband receive processor control signal is a gain control signal. 6 7 21) The signal processing system of claim 15 where said 8 second multiplexer couples one of said baseband transmit 9 processor quadrature signals to said second DAC when said 10 11 transmit enable is active. 12 22) The signal processing system of claim 1 or 15 where 13 said baseband receiver quadrature outputs and said transmit 14 modulator quadrature input signals are analog signals. 15 16 23) The signal processing system of claim 1 or 15 where 17 said baseband receive processor quadrature inputs and said 18 baseband transmit processor outputs are digital signals 19 20 having more than one bit of width. 21 22 24) A signal processing system for a wireless communications system, said signal processing system 23 24 comprising:

processor control signals to said second DAC when said

1

- a baseband receiver having one or more control inputs,
- 2 quadrature outputs, and a status output;
- a transmit modulator having a quadrature input, one or
- 4 more control inputs, and a status output;
- a baseband receive processor having one or more control
- 6 outputs, a multiplexer control, and a quadrature input;
- a baseband transmit processor having a quadrature
- 8 output, a sample output, and a transmit enable output;
- 9 a first multiplexer having an output which selects
- 10 between one of:
- said baseband receive processor control outputs or one
- 12 of said baseband transmit processor quadrature outputs in
- 13 response to said transmit enable, said first multiplexer
- 14 output coupled to a first digital to analog converter (DAC),
- 15 and delivering said first DAC output to one of said transmit
- 16 modulator quadrature inputs and also to one of said baseband
- 17 receiver control inputs;
- a sample and hold having an input coupled to said first
- 19 DAC output and an output coupled to one of said transmit
- 20 modulator control signals, said sample and hold controlled
- 21 by said baseband transmit processor said sample output;
- a second multiplexer having an output, said second
- 23 multiplexer output coupled to one of:
- other said baseband receive processor control output or
- 25 the other of said baseband transmit processor quadrature

- output in response to said transmit select, said second
- 2 multiplexer output coupled to a second digital to analog
- 3 converter (DAC) and delivering said second DAC output to the
- 4 other of said transmit modulator quadrature inputs and also
- 5 to the other of said baseband receiver control inputs;
- a third multiplexer having an output, said third
- 7 multiplexer output coupled to either of:
- one of said baseband receiver quadrature outputs or
- 9 said baseband receiver status signal in response to said
- 10 baseband receiver processor said multiplexer control, said
- 11 third multiplexer output coupled to a first analog to
- 12 digital converter, the output of said analog to digital
- 13 converter coupled to said baseband receive processor status
- 14 signal and also to one of said baseband receiver quadrature
- 15 inputs;
- 16 a fourth multiplexer having an output, said fourth
- 17 multiplexer output coupled to one of:
- the other said baseband receiver quadrature output or
- 19 said transmit modulator status signal, said fourth
- 20 multiplexer selection controlled by said baseband transmit
- 21 processor said transmit enable, said fourth multiplexer
- 22 output coupled to a second analog to digital converter
- 23 (ADC), the output of said second ADC coupled to the other
- 24 said receive processor quadrature input and said baseband
- 25 transmit processor status signal.

1 2 25) The signal processing system of claim 24 where said first multiplexer couples one of said baseband receive 3 processor control signals to said first DAC when said transmit enable is not active. 6 7 26) The signal processing system of claim 25 where said baseband receive processor control signal is a gain control 9 signal. 10 11 27) The signal processing system of claim 24 where said first multiplexer couples one of said baseband transmit 12 processor quadrature signals to said first DAC when said 13 transmit enable is active. 14 15 28) The signal processing system of claim 24 where said 16 second multiplexer couples one of said baseband receive 17 processor control signals to said second DAC when said 18 transmit enable is not active. 19 20 21 29) The signal processing system of claim 28 where said

baseband receive processor control signal is a gain control

2324

22

signal.

1	30) The signal processing system of claim 24 where said
2	second multiplexer couples one of said baseband transmit
3	processor quadrature signals to said second DAC when said
4	transmit enable is active.
5	·
6	31) The signal processing system of claim 24 where said
7	third multiplexer couples said baseband receiver status
8	signal to said ADC when said receive processor said
9	multiplexer control is not active.
10	
11	32) The signal processing system of claim 31 where said
12	baseband receiver status signal is receive signal strength
13	indication.
14	
15	33) The signal processing system of claim 24 where said
16	third multiplexer couples one of said baseband receiver
17	quadrature outputs to said first ADC when said receiver
18	processor said multiplexer control is active.
19	
20	34) The signal processing system of claim 24 where a
21	transmit gain value is placed on one of said baseband
22	transmit processor quadrature outputs and said sample output
23	is active.
1	

1 35) The signal processing system of claim 24 where at least one of said baseband receive processor or said baseband transmit processor is a digital circuit. 3 4 5 36) The signal processing system of claim 35 where said digital circuit is an integrated circuit. 6 7 8 37) The signal processing system of claim 35 where said digital circuit is a field programmable gate array (FPGA). 9 10 38) The signal processing system of claim 1 where said 11 first multiplexer includes a test input which is coupled to 12 said first DAC or to said DAC, selectable by said transmit 13 14 enable. 15 39) The signal processing system of claim 1 where said 16 second multiplexer includes a test input which is coupled to 17 said first DAC or to said second DAC, selectable by said 18 19 transmit enable. 20 21 40) The signal processing system of claim 15 where said first multiplexer includes a test input which is coupled to 22 said first DAC or to said DAC, selectable by said transmit 23

24

25

enable.

1	41) The signal processing system of claim 15 where said
2	first multiplexer includes a test input which is coupled to
3	said first DAC or to said DAC, selectable by said transmit
4	enable.
5	
6	
7	42) The signal processing system of claim 24 where said
8	third multiplexer includes a test input which is coupled to
9	said first DAC or to said DAC.
10	
11	
12	43) The signal processing system of claim 24 where said
13	fourth multiplexer includes a test input which is coupled to
14	said first DAC or to said DAC.
15	
16	
17	·

ABSTRACT

1

A baseband receiver having quadrature analog outputs 2 and a plurality of analog control and status signals and a 3 transmit modulator having analog quadrature inputs and a plurality of analog control and status signals are coupled 5 to a transmit processor having a digital output and a 6 plurality of digital control and status signals and to a 7 receive processor having a digital input and a plurality of 8 digital control and status signals by multiplexing analog to digital converters and digital to analog converters such 10 that during a receive time the converters are used for a 11 receive purpose and during a transmit time, the converters 12 are used for a transmit purpose. 13